VLSI Chip Design with the Hardware Description Language VERILOG An Introduction Based on a Large RISC Processor Design
Título:
VLSI Chip Design with the Hardware Description Language VERILOG An Introduction Based on a Large RISC Processor Design
ISBN:
9783642610011
Autor Pessoal:
Edição:
1st ed. 1996.
PRODUCTION_INFO:
Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 1996.
Descrição Física:
XIV, 360 p. 37 illus. online resource.
Conteúdo:
Design of VLSI Circuits -- Design of VLSI Circuits -- RISC Architectures -- RISC Architectures -- Short Introduction to VERILOG -- Short Introduction to VERILOG -- External Specification of Behavior -- External Specification of Behavior -- Internal Specification of Coarse Structure -- Internal Specification of Coarse Structure -- Pipeline of the Coarse Structure Model -- Pipeline of the Coarse Structure Model -- Synthesis of Gate Model -- Synthesis of Gate Model -- Testing, Testability, Tester, and Testboard -- Testing, Testability, Tester, and Testboard -- Summary and Prospect -- Summary and Prospect -- HDL Models for Circuits and Architectures -- HDL Modeling with VERILOG.
Resumo:
This book introduces to modern design of large chips. A powerful RISC processor in the range of a SPARC is apecified in a hardware description language (HDL), it is developed hierarchically and is finally sent as a gate model to the silicon vendor LSI Logic for production. The resulting processor on a semi-custom gate-array chip with more than 50.000 used gates and an efficiency of up to 40 MIPS is tested on an automatic test equipment and a testboard. The book also introduces thoroughly to the HDL VERILOG. The included disk contains more than 40 small and medium sized executable VERILOG examples, the large processor models and the VERILOG simulator VeriWell running on PC or SPARC.
Autor Corporativo Adicionado:
Acesso Eletrônico:
Full Text Available From Springer Nature Computer Science Archive Packages
LANGUAGE:
Inglês